I. INTRODUCTION
Nowadays, with ever increasing use of power electronic based devices/equipements, the harmonic contamination in electrical networks is growing rapidly. Harmonics increase the losses in electrical equipments, cause malfunction of protective devices, create interference with communication circuits, damage sensitive loads, and result in perturbing torque and vibration in electrical motors [1], [2] . Therefore, the compensation of harmonics has become a serious concern for both electricity suppliers and consumers [3] .
To deal with harmonic problems, as well as to provide reactive power compensation, passive filters have been em ployed traditionally. These filters have a relatively low cost and high reliability, but they suffer from many disadvantages, such as large size, resonance susceptibility with the load and line impedances, de-tuning caused by aging, fixed compen sating characteristics, etc [4] . Thus, in order to avoid these shortcomings, the active power filters (APFs) have attracted considerable attentions.
An APF is a power electronic converter-based device which is intended to mitigate the power quality problems caused by nonlinear loads. Several topologies for APFs have been proposed, with the most widely used being the shunt APFs (SAPFs) [5] , [6] . As shown in Fig. 1 , a SAPF is connected in parallel with the nonlinear load, and controlled to inject (draw) a compensating current, ie, to (from) the grid such that, the source current, is, is an in-phase sinusoidal signal with the grid voltage, vg, at the point of common coupling (peC).
Extraction of the reference compensating current is un doubtedly the most crucial part in the control of a SAPF [7] . A variety of reference current generation (ReG) techniques has been proposed in literature. These approaches can be broadly classified into time-domain and frequency domain techniques.
The digital Fourier transform (DFT), fast Fourier transform (FFT), and sliding DFT (SDFT) (also known as recursive DFT (RDFT)) are the most renowned approaches in the frequency-domain [8] - [lO] . These approaches provide a good precision in detecting harmonics, and can be applied to both single-phase and three-phase APFs. Despite these prominent advantages, the Fourier transform based approaches suffer from some common drawbacks such as: high computational burden, and high memory requirement [9] . Moreover, because of the relatively long time (typically more than two cycles of fundamental frequency) needed for computation of Fourier coefficients, these approaches are suitable for slowly varying load conditions [11] .
The instantaneous active and reactive power theory (also called pq theory) is probably the most widely used time domain ReG technique [12] . This theory was originally de veloped for three-phase, three-wire systems by Akagi et al. in 1983 [13] , [14] , and since then it has been significantly extended by different researchers [15] , [16] . The pq theory has a relatively fast dynamic response and low computational burden compared to the frequency-domain approaches [9] , but its application was limited to three-phase systems.
978-1-4673-4484-5/13/$31.00 ©2013 IEEEReference current generator Fig. 1 . A single-phase SAPF.
V de iL

Vg
To exploit the advantages of the pq theory in single-phase APFs, the single-phase pq theory has been proposed in [17] , [18] . In this theory, the load current and the grid voltage are shifted by 90°, enabling the representation of the single-phase system as a pseudo two-phase (a(3) system. In this way, the three-phase pq theory can be applied to a single-phase system.
A major drawback regarding this theory is that the grid voltage is considered as a pure sine wave. As a consequence, presence of any distortion in the grid voltage significantly degrades the extraction of the reference current. On the other hand, because of the frequency dependency of the techniques used to realize a phase shift of 90°, variations of the grid frequency give rise to errors in the reference current estimation.
In this paper, a simple and effective implementation of the single phase pq theory for single-phase SAPFs is presented.
The suggested approach is based on employing second order generalized integrators (SOGI), and a phase locked loop (PLL). To fine tune the control parameters, a systematic design procedure based on the pole-zero cancellation and the extended symmetrical optimum theory is proposed. During the design procedure, the effects of grid frequency variations and voltage distortions are taken into account. Finally, the effectiveness of the suggested approach is confirmed through simulation results.
II. OVERVIEW OF SINGLE-PHASE PQ THEORY
In order to exploit the advantages of the pq theory in single phase APFs, the single-phase pq theory has been proposed in [17] , [18] . In this theory, the load current and the grid voltage at the point of common coupling (PCC) are shifted by 90°, enabling the representation of the single-phase system as a pseudo two-phase (a(3) system. The original load current and grid voltage are considered as the a-axis quantities, whereas the 90° phase-shifted version of these signals are considered as the (3-axis quantities. To achieve a phase shift of 90° , different approaches such as using the all pass filter [18] , the Hilbert transformation [20] , and the transfer delay [21] 
Once the (3-axis quantities are obtained, the instantaneous active and reactive powers drawn by the nonlinear load can be expressed as
where, P and q are the instantaneous active and reactive 
The reference compensating current can be simply determined by subtracting i'L, p from the load current iL as .* .
., . P
Zc = ZL -zL, p = ZL -2 2 Vgo: V go: + V gj3 where, the term p is typically determined by passing the instantaneous power p (i.e., p = Vgo:iLo: + Vgj3iLj3) through a LPF.
To provide a self supporting dc-bus property for APF, a term Pdc is also added to (6) as follows .* .
( p + Pdc) Zc = ZL -2 2 Vgo: .
Vgo: + V gj3
This term is typically generated by passing the difference between the reference value of the dc-bus voltage and its actual value through a proportional-integral (PI) controller.
The major drawback regarding the extraction of reference compensating current using (7) is that, the extraction accuracy highly depends on the grid voltage quality. In other words, This deduction is true when a PI compensator is used as the loop filter in the SRF-PLL. While, in the suggested structure, a PI-lead controller is employed as the loop filter. Using a detailed mathematical analysis, it will be shown that, how adding a lead compensator to the conventional PI controller significantly improves the dynamic response and the stability margin of the SRF-PLL.
IV. DESIGN GUIDELINES
A. SOG! Structures
From Fig. 2(b) , the characteristic transfer functions of the SOG! block can be obtained as
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Figs. 3(a) and (b) illustrate the Bode plots of the transfer functions (8a) and (8b), respectively, for three different values of damping factor k. As it can be observed, a lower k leads
Suggested RCG technique: (a) basic scheme, and (b) SOGI block.
to a narrower bandwidth, and hence better filtering capabil ity. However, a very low value of k degrades the dynamic performance of the SOGI, resulting in a significant delay in extraction of the reference compensating current. It is well known that, during the load transients, the delay in extraction of the reference current increases the duration for which APF must sink/source the fundamental current, hence increases the required APF rating [7] , [26] . Therefore, it is necessary to find a satisfactory compromise between the speed of response and the harmonic rejection.
It can be easily shown that, under the frequency locked condition (i.e., w 
Based on (11), the damping factor k can be simply deter mined by deciding an appropriate value for the settling time ts. In this paper, ts is selected to be equal to two cycles of the fundamental frequency, yielding k = 0.637.
From the harmonic rejection point of view, the selected value for the damping factor is adequate for low distorted load currents. However, in cases, where the load current have a high harmonic content it may not be adequate. This problem can be simply alleviated by adding extra SOG! blocks in parallel with the single SOGI structure of the load current, as shown in Fig. 4 [23] . Each SOG! block is tuned to resonate at a desired harmonic frequency, and is responsible for attenuating a specific harmonic component in the load current, improving the accuracy of the extraction of the reference compensating current. Hereby, the bandwidth of the fundamental frequency SOGI can be even more increased to achieve faster dynamic performance.
The performance of the multi-SOGI structure shown in 
Fig. 4. Multi-SOGI structure.
fundamental frequency. As it can be observed, the added SOGI blocks results in notches in the gain plot at their resonance frequencies. As a consequence, in the case of a highly distorted load current, the extraction error is significantly reduced. It is worth to mention that, the added SOGI blocks do not affect the dynamics of the fundamental component SOGI block, since they only respond to the frequencies around their resonant frequencies, unless very high damping factors are selected for these blocks. The number of SOGI blocks that need to be added depends on the distortion level in the load current. However, since the computational load is a major limiting factor, a trade-off has to be found between accuracy and computational effort. In this paper, adding two SOG! blocks tuned at the third and fifth harmonic frequencies is suggested, since, typically, they are the most dominant current harmonics produced by single phase nonlinear loads.
It is worth noting that, under highly distorted grid con- [ cos e , sin � ] e = w t + ¢ (12) -sin e cos e '
where, e is the estimated angle. Applying (12) to V i go: and V i gfJ, gives the loop filter input signal (i.e., v q ) as Vq(t) = -sin ev ' go:(t) + cos ev ' gfJ (t).
Substituting (9) and (10) into (13), and performing some mathematical manipulations, yields (14) . From (14), it is observed that, the fluctuating terms decay to zero with a time 
where kp and ki are the proportional and integral gains of the PI controller, respectively, and Tl and T2 (Tl > T2) are the parameters of the lead compensator.
Based on the above information and considering the VCO as an integrator, the small-signal model of the PLL can be obtained as shown in Fig. 6 . The lead compensator introduces an additional pole/zero pair to the system. Thereby, the slow dynamics of the un desirable pole (i.e., S = -l/T) can be simply canceled, if the zero of the lead compensator (i.e., S = -l/Tl) is located at the pole position, i.e.,
Loop filter ,-------A------
It is worth to mention that, due to the vanatlOn of the grid frequency, and hence the estimated frequency, the un desirable pole has a varying nature. Therefore, for a fixed value of Tl, the exact PZC is not viable. However, since the grid-frequency is typically allowed to change in a narrow band (e.g., 47 Hz < w < 52 Hz, as defined in [27] ), selecting Tl = 2/kwff, where wff is the nominal frequency, effectively cancels the influence of the undesirable pole.
3) Symmetrical optimum theory: The synnnetrical optimum theory is a standard procedure for designing type-2 control
systems with an open-loop transfer function as
The main idea of this approach is that to achieve the maximum possible phase margin, the crossover frequency should be at the geometric mean of corner frequencies [28] , [29] . Applica tion of this method to the PLL-based frequency synthesizers can be found in [30] .
If a perfect PZC is assumed, then the open loop transfer function becomes kps + ki Go1(S) = V 2 ( ) . S 1 + T2S (19) Considering kp/ ki = Tz, and T2 = Tp, (19) 
To ensure the stability, the phase margin should be maximized.
This goal can be simply realized by differentiating (23) with respect to We and equating the result to zero, which leads to
As it can be concluded from (24), for given values of Tz and Tp, the PLL phase margin is maximized if the crossover frequency is equal to the geometric mean of the corner frequencies I/Tz and I/TpBased on (22) and (24), it is easy to show that sin i.pz = cos i.pp i.pz + i.pp = 90°.
Substituting (25b) into (23), and performing some mathemat ical manipulations, gives
We
From (26) and (27) , the loop filter parameters kp, ki, and T2 can be expressed based on We and PM, as
T2 = Tp = � tan(45° -PM/2).
We
An interesting observation from (28) is that, in an optimum manner, the number of degrees of freedom is reduced by one.
In other words, the loop filter parameters (i.e. kp, ki, and T2) can be determined by selecting appropriate values for the crossover frequency We and the phase margin PM.
The recommended range for the phase margin is between 30° and 60° [31] . In this paper, a PM in the middle of this range, i.e., PM = 45°, is selected. For the crossover frequency We, the situation is a bit more complex. A high value of We improves the dynamic performance of the PLL, but at the expense of noise/disturbance rejection capability of the PLL.
Consequently, selection of the crossover frequency is a tradeoff between the dynamic response and the noise/disturbance re jection capability. In this paper, based on extensive simulation results, We is selected to be 21f20 rad/s. 
Notice that, to determine the parameters, the input voltage amplitude V was assumed to be unity. This assumption can be simply realized by dividing the loop filter input signal (i.e., vq)
by an estimation of the input voltage amplitude prior to being fed into the loop filter. carried out in Matlab/Simulink. The sampling frequency is fixed to 10 kHz, and the nominal frequency is set to 50 Hz.
In the suggested RCG, a dual-SOGI structure (tuned at the fundamental, and third harmonic frequencies) for the grid voltage, and a multi-SOGI structure (including three modules tuned at the fundamental, third and fifth harmonic frequencies)
for the load current are employed.
A. Load Change
In the first test, the supply voltage consists of a I-p.u. As expected, the settling time for extracting the reference compensating current is around two cycles of the fundamental frequency.
B. Grid Frequency Step Change
In this test, DBRI is in service, and the supply voltage harmonic components are the same as before. Suddenly, at t=20 ms, the supply voltage undergoes a frequency step change of +5 Hz. Fig. 10 illustrates the simulation results under this scenario. As it can be seen, the steady-state is achieved fast.
Therefore, the robustness of the suggested RCG against grid frequency variations is proved. 
